

Extrinsic Elements Extraction of DGMESFET

Wei-Kung Deng and Tah-Hsiung Chu

Department of Electrical Engineering,
National Taiwan University, Taipei, Taiwan 10617, ROC

Abstract

A procedure for the extraction of extrinsic elements of dual-gate MESFET (DGMESFET) is described in this paper. It is the first time to accurately extract the extrinsic elements of series resistance by considering the distributed channel resistance under the regions of two gates with the use of “end resistance measurement” method. The extrinsic elements of capacitance and inductance are extracted by three-port Y-matrix and Z-matrix calculation from cold measurements. The developed procedure is useful for the characterization of DGMESFET.

Introduction

To design a microwave circuit using DGMESFET, an equivalent circuit at operational bias condition is required. The small-signal models [1]-[3] and large-signal model [4] have been proposed by many authors. In those papers, the equivalent circuit of DGMESFET is basically composed by cascading two single gate MESFETs (SGMESFET) embedded by extrinsic parasitic elements. Fig.1 shows a typical small-signal equivalent circuit of a coplanar DGMESFET. Since the connection between two intrinsic FETs can not be directly measured from probes, it is not easy to find the analytical formula to extract the intrinsic and extrinsic elements as in the SGMESFET case [5]. In this paper, we will describe the developed extraction procedure for the extrinsic elements of DGMESFET.

For a DGMESFET, the values of extrinsic series resistance can be estimated from physical modeling [1],[6] or derived by empirical formula with the distributed channel resistance under the regions of two




Fig.1 A small-signal equivalent circuit of DGMESFET.

gates to be neglected [2],[3]. In this paper, a circuit model of cold DGMESFET is proposed to consider the distributed channel resistance. The precise values of extrinsic series resistance can then be extracted by using the “end resistance measurement” method [7]. The extrinsic elements of capacitance and inductance are extracted using three-port Y-parameter and Z-parameter calculation from the cold measurements with DGMESFET at forward bias and reverse bias accordingly.

Series Extrinsic Resistance Extraction

The schematic diagram to describe the DC behavior of a cold DGMESFET under forward bias is shown in Fig.2. Five independent equations with seven unknowns can be acquired from the “end resistance measurement” method as follows

$$\frac{\Delta V_{g1s}}{\Delta I_{g1s}}|_{Drain\ floating} = R_{g1} + \frac{n_1 V_T}{I_{g1s}} + \frac{R_{c1}}{3} + R_s, \quad (1)$$




Fig. 2 Schematic diagram of a DGMESFET for “end resistance measurement” method. R_{g1} , R_{g2} , R_s and R_d are gate1, gate2, source, and drain resistances. R_{c1} , R_{c2} are the distributed channel resistance under the regions of gate1 and gate, respectively. R_{12} is the bulk resistance between gate1 and gate2.

$$\frac{\Delta V_{g2s}}{\Delta I_{g2s}}|_{\text{Drain floating}} = R_{g2} + \frac{n_2 V_T}{I_{g2s}} + \frac{R_{c2}}{3} + R_{12} + R_{c1} + R_d, \quad (2)$$

$$\frac{\Delta V_{g2d}}{\Delta I_{g2d}}|_{\text{Source floating}} = R_{g2} + \frac{n_2 V_T}{I_{g2d}} + \frac{R_{c2}}{3} + R_d, \quad (3)$$

$$\frac{\Delta V_{g1d}}{\Delta I_{g1d}}|_{\text{Source floating}} = R_{g1} + \frac{n_1 V_T}{I_{g1d}} + \frac{R_{c1}}{3} + R_{12} + R_{c2} + R_d, \quad (4)$$

$$\frac{V_{ds}}{I_{g1s}}|_{\text{Drain floating}} = R_{c1} + R_s. \quad (5)$$

Equation 1 shows a straight line for $V_{g1s} - I_{g1s}$ characteristics with $n_1 V_T$ as the slope and $R_{g1} + \frac{R_{c1}}{3} + R_s$ as the intercept point. Therefore from a set of measurements of current I_{g1s} and voltage V_{g1s} with floating drain terminal, the mean values of $\frac{\Delta V_{g1s}}{\Delta I_{g1s}}$ can be calculated to solve $n_1 V_T$ and $R_{g1} + \frac{R_{c1}}{3} + R_s$ by a least square error method. By using the same process, (1)-(4) become the following three-port Z-parameter expression

$$R_{11} = R_{g1} + \frac{R_{c1}}{3} + R_g, \quad (6)$$

$$R_{22} = R_{g2} + \frac{R_{c2}}{3} + R_{12} + R_{c1} + R_d, \quad (7)$$

$$R_{32} = R_{g2} + \frac{R_{c2}}{3} + R_d, \quad (8)$$

$$R_{31} = R_{g1} + \frac{R_{c1}}{3} + R_{12} + R_{c2} + R_d, \quad (9)$$

and (5) can be rewritten as

$$R_x = \frac{R_{c1}}{2} + R_s. \quad (10)$$

Two additional equations for solving seven extrinsic elements of series resistance can be selected from the following approaches

- 1 the relation of R_{c1} and R_{c2} , $R_{c1} = m R_{c2}$ provided the gate1 and gate2 channel length ratio m is known.
- 2 the value of $R_s + R_{12} + R_{c2} + R_d$ obtained from Hower and Bechte method [8] by floating gate2 terminal.
- 3 the values of R_{g1} and R_{g2} acquired from dummy pad resistance measurement.
- 4 the values of R_s and R_d of SGMESFET [5] provided the same device structure and processing in DGMESFET for source and drain terminals.

Extrinsic Capacitance Extraction

Figure 3 shows the equivalent circuit of a cold coplanar DGMESFET in which FET1 is reverse biased in pinched-off region and FET2 is forward biased in linear region. The imaginary part of the three-port Y-parameter, with frequency below a few gigahertz, can be written as

$$\text{Im}(Y_{11}) = j\omega(C_{pg1} + 2C_{b1}), \quad (11)$$

$$\text{Im}(Y_{13}) = -j\omega(C_{b1}), \quad (12)$$

$$\text{Im}(Y_{22}) = j\omega(2C_{g2d} + 2C_{pg2}), \quad (13)$$

$$\text{Im}(Y_{23}) = -j\omega(2C_{g2d}), \quad (14)$$

$$\text{Im}(Y_{33}) = j\omega(C_{pd} + 2C_{g2d} + C_{b1}). \quad (15)$$

One can then solve the values of extrinsic capacitance C_{pg1} , C_{pg2} , C_{pd} and C_{g2d} .

Extrinsic Inductance Extraction

Figure 4 shows the equivalent circuit of a coplanar cold DGMESFET with FET1 and FET2 both at forward bias. The real part of the three-port Z-parameter, with frequency below a few gigahertz, can be written as

$$\text{Re}(Z_{11}) = j\omega(L_{g1} + L_s), \quad (16)$$

$$\text{Re}(Z_{22}) = j\omega(L_{g2} + L_s), \quad (17)$$




Fig. 3 An equivalent circuit of coplanar cold DGMESFET with FET1 reverse biased and FET2 forward biased.




Fig. 4 An equivalent circuit of coplanar cold DGMESFET with FET1 and FET2 forward biased.

$$Re(Z_{33}) = j\omega(L_d + L_s), \quad (18)$$

$$Re(Z_{21}) = j\omega L_s. \quad (19)$$

One can then solve the values of extrinsic inductance L_{g1} , L_{g2} , L_s and L_d .

Measurement Results

A coplanar DGMESFET with $L_{g1}, L_{g2} = 1\mu\text{m}$ and $W_{g1}, W_{g2} = 4 \times 75\mu\text{m}$ fabricated by HEXAWAVE Co., is measured to extract the extrinsic elements. The three-port scattering matrix of DGMESFET is measured on wafer using an automated three-port network analyzer with associated calibration method developed in our laboratory. Figure 5 shows the measured results of $\frac{\Delta V_{g1s}}{\Delta I_{g1s}}$, $\frac{\Delta V_{g1d}}{\Delta I_{g1d}}$, $\frac{\Delta V_{g2s}}{\Delta I_{g2s}}$ and $\frac{\Delta V_{g2d}}{\Delta I_{g2d}}$ with floating drain terminal or source terminal, respectively. The three-port Y-parameter at biases $V_{g1s} < V_{th}$, $I_{g2} =$




Fig. 5 Measured results of $\frac{\Delta V_{g1s}}{\Delta T_{g1s}}$, $\frac{\Delta V_{g1d}}{\Delta T_{g1d}}$, $\frac{\Delta V_{g2s}}{\Delta T_{g2s}}$, and $\frac{\Delta V_{g2d}}{\Delta T_{g2d}}$ at forward bias with floating drain terminal or source terminal, respectively.

0.2mA and $V_{ds} = 0V$ are calculated from the on-wafer measurement of S-parameter. The results of $Im(Y_{11})$, $Im(Y_{22})$, $Im(Y_{21})$ and $Im(Y_{33})$ are shown in Fig. 6. Values of C_{pg1} , C_{pg2} , C_{pd} and C_b calculated from (11)-(15) are shown in Fig.7, and values of extrinsic inductance L_s and L_d are shown in Fig. 8. Table 1 summarizes the extraction results of extrinsic elements of DGMESFET and the associated bias conditions.




Fig. 6 Measured results of the imaginary part of three-ort Y -parameter, $V_{ds} = 0V$, $V_{g1s} = V_{th}$, and $I_{g2s} = 0.2mA$.

References

[1] S. Asai, F. Murai, and H. Kodera, "GaAs dual-gate schottky-barrier FET's for frequencies,"




Fig. 7 Measured results of extrinsic elements of capacitance.




Fig. 8 Measured results of extrinsic elements of inductance.

IEEE Trans. Electron Devices, vol. ED-22, pp. 897-904, Oct. 1975.

[2] C. Tsironis and R. Meierer, "Microwave wide-band model of GaAs dual-gate MESFET," *IEEE Trans. Microwave Theory and Tech.*, vol. MTT-30, PP. 243-251, Mar. 1982.

[3] M. Schöön, "A novel, bias-dependent, small-signal model of the dual-gate MESFET," *IEEE Trans. Microwave Theory and Tech.*, vol. MTT-42, July 1988.

[4] A. Madjor and J. Dreifuss, "Large-signal microwave performance prediction of dual-gate MESFET using an efficient and accurate model," *IEEE Trans. Microwave Theory and Tech.*, vol. MTT-33, pp. 693-643, July 1985.

[5] G. Dambrine, A. Cappy, F. Heliodore, and E.

cold measurement ($V_{ds} = 0V$)		
Extrinsic Resistance (ohm)	Extrinsic Capacitance (fF)	Extrinsic Inductance (nH)
FET1: forward bias $I_{g1}=1-10mA$	FET1: reverse bias $V_{g1}<V_{th}$	FET1: forward bias $I_{g1}=0.2mA$
FET2: forward bias $I_{g1}=1-10mA$	FET2: forward bias $I_{g1}=0.2mA$	FET2: forward bias $I_{g1}=0.2mA$
with floating drain or source		
$R_{g1} = 1.59$ $R_{g2} = 1.52$ $R_s = 3.68$ $R_d = 3.59$ $R_{12} = 3.1$ $R_{c1} = 3.05$ $R_{c2} = 3.05$	$C_{pg1} = 53$ $C_{pg2} = 44$ $C_{pd} = 52$	$L_s = 0.003$ $L_d = 0.065$ $L_{g1} = 0.002$ $L_{g2} = 0.002$

Table 1 Values of extrinsic elements of DGMESFET and measured bias condition.

Playez, "A new method for determining the FET small-signal equivalent-circuit," *IEEE Trans. Microwave Theory and Tech.*, vol. MTT-36, pp. 1151-1159, July 1988.

[6] T. Furutsuka, M. Ogawa, and N. Kawamura, "GaAs dual-gate MESFET's," *IEEE Trans. Electron Devices*, vol. ED-25, pp. 580-586, June 1978.

[7] K. W. Lee et al, "Source, drain, and gate series resistances and electron saturation velocity in ion-implanted GaAs FET's," *IEEE Trans. Electron Devices*, vol. ED-32, pp. 982-992, May 1985.

[8] P. L. Hower and N. G. Bechtel, "Current saturation and small-signal characteristics of GaAs FET's," *IEEE Trans. Electron Devices*, vol. ED-20, Mar. 1973.